Sign in

Google

Web Images Groups News Froogle Maps more »

bitstream encryption fpga Search Advanced Search Preferences

Web Results **1 - 10** of about **17,200** for **bitstream encryption fpga**. (**0.57** seconds)

[PDF] Implementation of EAX Mode of Operation for **FPGA Bitstream ...**
File Format: PDF/Adobe Acrobat - View as HTML
use of the EAX mode of operation of Advanced En-. cryption Standard (AES) for a joint **encryption** and. authentication of the **FPGA bitstream**, using a sin- ...
cpe02.gmu.edu/rcm/publications/FPT_2005_EAX.pdf - Similar pages

FPGA Design Security - 4/1/2006 - ECN
Configuration **bitstream encryption** is not available in most low-cost FPGAs. The handshaking token method allows any **FPGA** design to remain secure against ...
www.ecnmag.com/article/CA6322281.html - Similar pages

[PDF] DESIGN SECURITY WITH WAVEFORMS
File Format: PDF/Adobe Acrobat - View as HTML
Reverse engineering any **FPGA** design through. configuration **bitstream** is very difficult and time-. consuming, even without **encryption**. For high-density ...
www.altera.com/literature/cp/cp_sdr_design_security.pdf - Similar pages

Components in Electronics - CIE
With configuration **bitstream encryption**, however, these fpgas can deliver high ... Reverse-engineering a sram-based **fpga** design would require the thief to ...
www.cieonline.co.uk/cie2/ articlen.asp?pid=1139&id=2610 - 24k - May 13, 2006 - Cached - Similar pages

[PDF] Is Your **FPGA** Design Secure?
File Format: PDF/Adobe Acrobat - View as HTML
the **FPGA**. The **bitstream** between the. PROM and the **FPGA** is a cause for securi- ... Xcell Journal. 00. **Bitstream Encryption**. • Simple **Encryption** Interface ...
www.xilinx.com/publications/ xcellonline/xcell_47/xc_pdf/xc_secure47.pdf - Similar pages

> Xcell Journal Online -- Is Your **FPGA** Design Secure? article
> The **bitstream** between the PROM and the **FPGA** is a cause for security concern for some ... To alleviate these concerns, Xilinx embedded Triple DES **encryption** ...
> www.xilinx.com/publications/ xcellonline/xcell_47/xc_secure47.htm - 33k - Cached - Similar pages

System and method for PLD **bitstream encryption** - Patent 6118869
The stored **bitstream** is loaded into the **FPGA** either at power-up or during a ... other **encryption** keys will still be passed through the **FPGA** as required for, ...
www.freepatentsonline.com/6118869.html - 37k - Cached - Similar pages

Lattice Expands Market for Low Cost FPGAs with 90nm LatticeECP2 Family
This brings the concept of **bitstream encryption** to low-cost SRAM **FPGA** products for the first time, again reducing the need for higher cost FPGAs in many ...
www.latticesemi.com/corporate/newscenter/ productnews/2006/r060208expsmarketforlowco.cfm - 28k - Cached - Similar pages

[PPT] Présentation PowerPoint
File Format: Microsoft Powerpoint 97 - View as HTML
Protect the **FPGA** configuration. **Bitstream encryption**; Watermarking. Protect the **FPGA**.

Data **encryption** scheme; Protection against hardware damage ...
python.ecs.umass.edu/~essg/papers/RAW2004.ppt - Similar pages

[PDF] Enabling military design security with high-performance FPGAs
File Format: PDF/Adobe Acrobat - View as HTML
bitstream encryption is enabled using. Advanced **Encryption** Standard (AES). Handshaking tokens are generated by. a CPLD after communication with an. **FPGA**. ...
www.mil-embedded.com/PDFs/Altera.Oct05.pdf - Similar pages

Try your search again on Google Book Search

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

Results for "((integrated circuit<in>metadata) <and> (encryption<in>metadata))<and>..." e-mail
Your search matched **9** of **1348795** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

1. **Chip-package Co-implementation of a triple DES Processor**
Schaffer, T.; Glaser, A.; Franzon, P.D.;
Advanced Packaging, IEEE Transactions on [see also Components, Packagin
Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions o
Volume 27, Issue 1, Feb. 2004 Page(s):194 - 202
Digital Object Identifier 10.1109/TADVP.2004.824944
Summary: This paper describes the design and implementation of a dedicatec
standard (DES) processor. The processor consists of three 0.6 /spl mu/m com
oxide semiconductor (CMOS) integrated circuits (ICs) mounted on a single MC
AbstractPlus | References | Full Text: PDF(856 KB) IEEE JNL
Rights and Permissions

2. **Burst mode: a new acceleration mode for 128-bit block ciphers**
Mitsuyama, Y.; Andales, Z.; Onoye, T.; Shirakawa, I.;
Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002
12-15 May 2002 Page(s):151 - 154
Digital Object Identifier 10.1109/CICC.2002.1012786
Summary: "Burst mode" is a new cipher mode, which is devised dedicatedly f
performance implementation of Advanced Encryption Standard (AES) and othe
128-bit block cipher algorithms. In comparison with the conventional modes, th
AbstractPlus | Full Text: PDF(449 KB) IEEE CNF
Rights and Permissions

3. **A cryptographic chip for ISDN and high speed multi-media applications**
Daemen, J.; Claesen, L.; Genoe, M.; Peeters, G.; Govaerts, R.; Vandewalle, J.
VLSI Signal Processing, VI, 1993., [Workshop on]
20-22 Oct. 1993 Page(s):12 - 20
Digital Object Identifier 10.1109/VLSISP.1993.404507
Summary: The design of a high-speed cryptographic coprocessor is presente
coprocessor is named Subterranean and can be used for both cryptographic p
sequence generation (Substream) and cryptographic hashing (Subhash). In St
the c.....
AbstractPlus | Full Text: PDF(352 KB) IEEE CNF
Rights and Permissions

4. **An energy/security scalable encryption processor using an embedded va DC/DC converter**
Goodman, J.; Dancy, A.P.; Chandrakasan, A.P.;
Solid-State Circuits, IEEE Journal of

Volume 33, Issue 11, Nov. 1998 Page(s):1799 - 1809
Digital Object Identifier 10.1109/4.726580
Summary: Security concerns for battery-operated wireless systems require th energy-efficient data-encryption techniques that can adapt to the time-varying quality-of-service requirements inherent in a wireless application. This .....

AbstractPlus | References | Full Text: PDF(284 KB) **IEEE JNL**
Rights and Permissions

☐ **5. Energy-efficient encoding for HDCP protected digital LCD interfaces**
Chakraborty, A.; Macii, E.; Poncino, M.;
Signals, Circuits and Systems, 2005. ISSCS 2005. International Symposium o
Volume 1, 14-15 July 2005 Page(s):19 - 22 Vol. 1
Digital Object Identifier 10.1109/ISSCS.2005.1509840
Summary: LCD display consumes a significant chunk of energy in various por which are typically battery operated and support streaming video. Due to the ri copying of perfect digital uncompressed data travelling on DVI interface, the....

AbstractPlus | Full Text: PDF(292 KB) **IEEE CNF**
Rights and Permissions

☐ **6. High performance cryptographic engine PANAMA: hardware implementa**
Selimis, G.; Kitsos, P.; Koufopavlou, O.;
Electronics, Circuits and Systems, 2004. ICECS 2004. Proceedings of the 200 International Conference on
13-15 Dec. 2004 Page(s):575 - 578
Digital Object Identifier 10.1109/ICECS.2004.1399746
Summary: A hardware implementation of a dual operation cryptographic engir presented. The implementation of the PANAMA algorithm can be used both as and a stream cipher. A basic characteristic of PANAMA is a high degree of par

AbstractPlus | Full Text: PDF(538 KB) **IEEE CNF**
Rights and Permissions

☐ **7. VLSI cellular array of coupled delta-sigma modulators for random analog generation**
Cauwenberghs, G.;
Signals, Systems & Computers, 1997. Conference Record of the Thirty-First A Conference on
Volume 2, 2-5 Nov. 1997 Page(s):1151 - 1155 vol.2
Digital Object Identifier 10.1109/ACSSC.1997.679085
Summary: Parallel VLSI generation of random analog vectors with controlled deterministic chaos is the key to applications such as analog encryption and se communications, analog built-in self-test, stochastic neural networks, and simu

AbstractPlus | Full Text: PDF(504 KB) **IEEE CNF**
Rights and Permissions

☐ **8. Subterranean: A 600 Mbit/sec cryptographic VLSI chip**
Claesen, L.; Daemen, J.; Genoe, M.; Peeters, G.;
Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proce IEEE International Conference on
3-6 Oct. 1993 Page(s):610 - 613
Digital Object Identifier 10.1109/ICCD.1993.393304
Summary: A high-speed cryptographic coprocessor is presented. This coproc Subterranean and can be used for both cryptographic pseudorandom sequenc (Substream) and cryptographic hashing (Subhash). In Substream mode the ch

AbstractPlus | Full Text: PDF(368 KB) **IEEE CNF**
Rights and Permissions

9. ASC: A Stream Compiler for Computing with FPGAs
Mencer Oskar ;
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Syste future publication

Volume PP, Issue 99, 2005 Page(s):1 - 1
Digital Object Identifier 10.1109/TCAD.2005.857377
Summary: ASC, A Stream Compiler for computing with Field Programmable G
(FPGAs) emerges from our ambition to bridge the hardware design productivity
number of available transistors grows more rapidly than the productivity of VLS

AbstractPlus | Full Text: PDF(248 KB) **IEEE JNL**